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Abstract—Despite the promises of low-power and high-
frequency of single-flux quantum (SFQ) technology, scaling these
circuits remains a serious challenge that motivates the support
of multiple SFQ clock domains. Towards this end, this paper
analyzes the impact of setup time violations and metastability in
SFQ circuits comparing the derived analytical models to their
CMOS counterparts. It then extends this model to estimate
the Mean Time Between Failure (MTBF) of flip-flop-based
synchronizers and curve fits this model to simulations in the
state-of-the-art SFQ5ee process. Interestingly, we find a two-flop
SFQ synchronizer has an estimated MTBF of ∼106 years.
Index Terms—SFQ, metastability, synchronizers, Mean Time
Between Failure.
I. INTRODUCTION
With CMOS technology facing increased challenges due
to the limits of physical scaling [1], superconductive digital
electronics (SDE), especially single flux quantum (SFQ) [2],
has appeared as a promising beyond-CMOS device technology
supporting frequencies up to 370 GHz [3] and yielding
switching energy per bit of 10−19J at T = 4.2K (liquid
helium temperature) [4], [5]. Recently, several variants of SFQ
technologies with even higher energy efficiency have been
demonstrated [6]–[10]. Still, the promise of three orders of
magnitude lower in power (in the case of non-resistive bias
networks [6]) at an order of magnitude higher frequency [2],
has not yet been attained, primarily due to i) high process
variations [11], [12], ii) the lack of a compact and reliable
memory element and controllable switch element, and iii) the
lack of design automation methodologies and techniques that
enable the design of large-scale SFQ circuits.
In particular, the ultra-high clock frequencies associated
with SFQ makes low-skew clock distribution extremely chal-
lenging [13]. As a result, a 1THz device was forced to
function at a disastrous 20 GHz frequency [11]. One approach
to address this clocking challenge is to decompose the SFQ
design into multiple blocks that are independently clocked,
i.e., into multiple clock domains, similar to how large CMOS
designs are managed. Since these clock domains have no phase
relationship, no static timing constraints can be created for
data transfer between them. As a result, the timing constraints
between the flip-flops (FFs) at the boundary of these domains
may be violated and the sampling FF in the receiver domain
can exhibit metastability [14].
To reduce the chance of metastable events propagating
through a design, designers often use a sequence of back-
to-back FFs, called a synchronizer [15], [16], whenever data
is transferred between unrelated clock domains. Should the
output of the first synchronization FF become metastable, it
still needs to propagate through the rest of the sequence before
its value is used by the rest of the design. The extra amount of
time provided by the additional synchronization FFs increases
the probability that the metastable value will resolve, and
lowers the possibility that the design will fail [17]. The cost
of the synchronizer is that it increases design latency.
This paper analyzes metastability in SFQ circuits and then
quantifies it in the form of the Mean Time Between Failures
(MTBF) of SFQ synchronizers that consist of a sequence of
back-to-back FFs. To the best of our knowledge, we are the
first to propose an analytical model of metastability in SFQ.
We extract different parameters of this model using circuit
simulations to compute MTBF in the current-state-of-the-art
SFQ process, SFQ5ee [18]. We then discuss how multi-FF
synchronizers can improve this MTBF.
The remainder of the paper is organized as follows. Section
II provides related background on SFQ, including a description
of a SFQ FF used to store SFQ pulses and metastability in
SFQ. Section III derives an analytical model for metastability
in SFQ logic circuits. Section IV performs JSIM [19] simu-
lations to generate the model parameters and compute MTBF
of different FF-based synchronizers. Finally some conclusions
are given in Section V.
II. BACKGROUND
A. SFQ
Unlike in CMOS, in SFQ technology, binary information
is represented by very short (picosecond) voltage pulses V (t)
of quantized area, corresponding to transition of a single flux
quantum, φ0 =
∫
V (t)dt = h2e = 2.03 mV.ps. These SFQ
pulses can be quite naturally generated, reproduced, amplified,
memorized, and processed by elementary cells comprising
overdamped Josephson junctions (JJs) [2]. In particular, the
DC superconducting quantum interference device (SQUID) is
the fundamental structure that is used as a memory element
to store SFQ pulses [11] and, to explain its use, we illustrate
a SFQ D flip-flop (DFF) along with representative simulation
waveforms in Figs. 1(a) and 1(b). The DFF has two stable
states, 0 or 1, that are characterized by the direction of the
quantized current iL (one fluxon) in the loop consisting of
two JJs, labelled J1 and J2, separated by an inductor L2.
Depending upon the state of the DFF, the arrival of clock pulse
causes either the J2 to leap (if the state is 1) or J3 to leap (if
the state is 0). If J2 leaps, an output pulse will be generated
losing the fluxon stored in the loop and resetting it to 0 state.
On the other hand, if J3 leaps, no pulse will be generated. J2
and J3 together form the Josephson comparator which senses
the input current iL to decide which JJ to leap. Previous work
has analyzed the switching characteristics of these comparators
[20], [21], but to the best of our knowledge, there is no prior
work modeling their output delay.
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Fig. 1. (a) Schematic of a DFF (b) Simulation result of a DFF in SFQ (c) Illustration of clock-to-Q delay Tc as a function of the arrival time of the data
pulse Td relative to the clock. (d) RCSJ model of J1
B. Metastability in SFQ (Increased Clock-to-Q Delay)
Because of the quantized nature of SFQ, there is no notion
of a metastable voltage and there can never be a runt pulse
generated at the output of an SFQ DFF. Either the output
generates a pulse with energy of one fluxon or it does not.
However, when the input pulse violates the setup time of the
DFF, the clock-to-Q delay of the DFF can increase in an
unbounded manner (see Fig. 1(c)), similar to what is observed
in CMOS and bipolar technologies [22]–[24]*. As a result, this
additional delay in the current pipeline stage can bleed into
the next stage and cause a setup failure there [22].
In CMOS, the clock-to-Q delay of a DFF accounts for a
small portion of the clock period due to the presence of 6+
levels of logic gates [25] in the combinational path. In contrast,
in SFQ, each logic gate is clocked, i.e., SFQ is inherently gate-
level pipelined. This means that the number of clock sinks is
large and the clock-to-Q delay is a dominant factor of their
minimum clock period. Clocking is thus very challenging, as
SFQ circuits are more sensitive to setup failures that cause
increases in clock-to-Q delay than their CMOS counterparts. It
is therefore important to model and analyze clock-to-Q delay,
particularly in the context of crossing clock domains where
setup violations are expected.
III. MODELING METASTABILITY
Let us first introduce a few relevant notations illustrated
in Fig. 1(c). We denote the clock-to-Q delay of a DFF as
Tc and the time before the clock that the data pulse arrives
at a DFF as Td. We define t0 as the time of the arrival of
the data before the clock when the clock-to-Q delay starts to
increase from its’ nominal value. We also define tm, where
tm ≤ t0, as the minimum data arrival time before the clock
for which the corresponding output pulse is generated in the
same clock cycle. Note that the DFF enters a metastable state
once the clock pulse arrives if Td = tm. In this case, the
clock-to-Q delay approaches infinity, i.e., the comparator does
not know whether to trigger J2 or J3. However, similar to
CMOS, any small perturbation will take the DFF out of this
state. As a result, it will either trigger J3 with delaying the
output pulse until the arrival of the next clock pulse or J2
with a high clock-to-Q delay. However, unlike in CMOS, the
delayed output pulse will be generated as soon as the next
clock pulse arrives, limiting the overall impact of metastability.
*Interestingly, when the output pulse is delayed by a clock, the DFF
exhibits the nominal clock-to-Q delay.
Thus, unlike CMOS, the increased clock-to-Q delay is not the
length of time the DFF remains in metastability, but instead
caused by the superconducting nature of the circuit near the
metastable state, i.e., as Td approaches tm. This is described
in more detail below.
A. Reason for Increased Clock-to-Q Delay
To gain a physical understanding of the relationship between
Td and Tc, we further analyze the SFQ DFF. The output pulse
of the DFF is delayed when the junction J1 does not get
enough time to undergo a 2pi phase leap and thereby cannot
flip the state of the J1−L2−J2 loop before the arrival of the
clock pulse. The time taken by J1 to flip the state is derived
below.
Consider the RCSJ model of J1, as shown in Fig. 1(d) with
a capacitor (C) and resistor (R) in parallel, the latter acting as
a shunt to overdamp J1. The total current which is the sum
from Kirchoffs’ laws is given by
I(t) = Ic sinφ(t) +
V (t)
R
+ C
dV (t)
dt
(1)
Here, V (t) is the voltage across J1 and I(t) the total current.
Ic and φ are the critical current and phase of J1 respectively.
Using flux to voltage conversion in Eq. 2, we obtain the full
current equation in Eq. 3.
V (t) =
~
2e
dφ(t)
dt
(2)
I(t) = Ic sinφ(t) +
~
2eR
dφ(t)
dt
+ C
~
2e
d2φ(t)
dt2
(3)
which is a second order nonlinear ordinary differential equa-
tion. Note that e is the elementary charge and ~ is the reduced
Planck’s constant. J1 is initially biased in superconducting
state with I(t) = I0, where Ic ≥ I0. Note that I0 is primarily
provided by the bias current source Ib.
The phase φ(t) in this condition does not change with time.
φ(t) = φ0 = arcsin(
I0
Ic
) (4)
and hence, V (t) is zero. With the arrival of the input pulse,
I(t) becomes I1 with Ic < I1, the phase grows with time and
we can observe a nonvanishing voltage. The time required to
increase this phase by an angle of 2pi can result in one quantum
flux being stored in the inductance loop. This time is denoted
t0. Since we use overdamped JJs in SFQ logic, we can ignore
the RC time constant since it is much smaller than the intrinsic
time constant of J1. With this assumption, we rewrite Eq. 3
ignoring the second order term, as follows,
~
2eR
dφ(t)
I1 − Ic sinφ(t) = dt (5)
and integrate over a 2pi change in φ(t) to obtain
t0 =
~
2eR
2pi√
I21 − Ic2
(6)
We can also integrate over an arbitrary time period (0, Td)
with Td ≤ t0 and obtain
φ(Td) =

2 arctan
(
a · tan Td·b2τ
)
+ φ0, if Td ≤ piτb
2 arctan
(
a · tan Td·b2τ
)
+ φ0 + 2pi, otherwise
(7)
where τ = ~2eIcR , a =
√
1−
(
Ic
I1
)2
and b =
√(
I1
Ic
)2
− 1.
Note that φ(Td) is an increasing function in Td with φ(0) = φ0
and φ(t0) = φ0 + 2pi.
The output clock-to-Q delay is nominal when the input pulse
arrives at time t ≥ t0. However, any pulse on the data input,
if not given time t0 before the clock, will result in some phase
change less than φ(t0) across J1. Hence, when the clock pulse
arrives, the resulting current δI in L2 will not result in a
quantum of fluxon. As a result, the output pulse either comes
out with a delay higher than the nominal value, as detailed in
the next subsection, or does not come out until the arrival of
the next clock pulse.
To be more precise, the output comes out in the next clock
cycle, if the pulse on the data input arrives later than tm. When
the input is later than tm, the resulting current δI produced
in L2 and passed into J2 (including the shunt resistor and
capacitor shown in Fig. 1(d)) becomes less than J2’s critical
current when the clock pulse arrives. Hence, J3 will leap and
no associated output pulse will be generated. However, since
the inductance loop stores the flux, once the next clock pulse
comes, J2 will leap resulting in an output pulse. Hence, any
late input pulse, specifically after tm, delays the latency of the
output pulse by one clock cycle.
B. Modeling Increased Clock-to-Q Delay
Now, let us derive the temporal dynamics of the response
time of the DFF, particularly when the input pulse arrives
between t0 and tm. Without any input pulse, J2 is biased at
Ic sin θ0 (similar to J1) where θ0 is the static (superconduct-
ing) phase of J2. With the 2pi phase leap of J1 and the arrival
of the clock pulse, we inject additional current δId and δIclk
respectively into J2, such that Ic sin θ0 + δId+ δIclk becomes
larger than Ic.
Note that δI is upper bounded by Imax which results from a
complete 2pi phase change in J1. Moreover, we can substitute
I = Ic sin θ0+Imax+δIclk into Eq. 6 to get the nominal clock-
to-Q delay of the flop. However, δId starts to drop below Imax
when Td decreases below t0, i.e., violates the setup time of
the DFF. This decrease continues until Td becomes tm where
Ic sin θ0 + δId + δIclk = Ic and Tc approaches infinity.
The phase change across J1 computed as φ(Td) is similar
to the angular magnetic flux which is proportional to the
current across the inductor L2. Therefore, δId can be written
as K1φ(Td) with K1 being an arbitrary constant. Referring
to Eq. 6 and linking the change in input current (phase) as a
function of time of arrival of the input pulse Td, the clock-to-Q
delay can be modelled as
Tc = f(Td) =
~
2eR
2pi√
(Ix +K1φ(Td))
2 − Ic2
+K2 (8)
where Ix = Ic sin θ0+δIclk. K2 has been introduced to model
any output buffer delay and φ(Td) is defined by Eq. 7.
C. Modeling MTBF
Given the relationship between Td and Tc, we can now
derive the equations for the failure rate of a one-flop DFF
synchronizer in the presence of a data pulse whose arrival
times are uncorrelated to the clock input. We denote the timing
slack at the output of the synchronizer under consideration as
tr. This is the maximum time after the clock pulse that the
synchronizer output is allowed to generate an output pulse.
In our experiments, we set tr to be roughly 10% higher the
nominal clock-to-Q delay of the DFF, as is typical in standard
cell libraries [26]. Interestingly, if the predicted clock-to-Q
delay exceeds the clock period tclk, the output pulse appears
earlier, directly after the next clock pulse, with negligible
delay. This behavior does not cause any harm, because the
handshaking protocol associated with synchronizers typically
account for this potential increase in pulse latency [23].
Thus the probability of failure can thus be expressed as
p(failure) = p(tr ≤ Tc ≤ tclk). Using Eq. 8, we obtain
p(failure) = p(f−1(tclk) ≤ Td ≤ f−1(tr)) (9)
The probability of failure is, thus equal to the probability of
a pulse arriving in the window ∆Td = (f−1(tclk)− f−1(tr))
illustrated in Fig 2(a). Assuming a clock frequency of Fc and
that the input data arrival time is uniformly distributed across
the clock period, the probability of failure is
p(failure) = Fc ∗ (f−1(tr)− f−1(tclk)) (10)
Assuming that the DFF is operating at a frequency of Fd, the
total number of failures per second will be Fc∗Fd∗(f−1(tr)−
f−1(tclk)). The MTBF of a single flop synchronizer is simply
the recipriocal of this value,
MTBF =
1
Fc ∗ Fd ∗ (f−1(tr)− f−1(tclk)) (11)
The addition of a second FF to the synchronizer decreases
the size of this window, as illustrated in Fig. 2(b), increasing
the MTBF. Note that our modeling approach is similar to the
analysis of multistage CMOS synchronizers in [27] but our
resulting equation is not closed-form. Finally we note that
while MTBF grows rapidly as a function of the number of
flip-flops the underlying function f is not an exponential, in
contrast to CMOS [16], [28].
IV. SIMULATING METASTABILITY
The MTBF is a function of several device parameters that
can be extracted from JSIM simulations of a DFF. This section
describes our simulation results and curve fitting to estimate
these parameters and the resulting MTBF of various flop
synchronizers.
Fig. 2. Transition window for failure ∆Td of (a) one-flop and (b) two-flop
synchronizer
A. Simulation Setup and Results
To observe the relationship between Td and Tc, we designed
a custom DFF in the MIT LL 100µA/µm2 SFQ5ee process.
We have kept tclk equal to the highest clock-to-Q delay that
the simulator exhibits (∼39 ps) to maximize the number of
data points in the steep region, near tm, we give to our curve
fitting program.
The dotted points in Fig. 3 show the simulation results of
clock-to-Q delay Tc of our designed DFF as a function of the
relative timing of the data pulse Td. The curve on the top of
the dotted points is obtained by curve fitting to Eq. 8. As we
sweep Td towards the clock pulse, we observe that the clock-
to-Q delay starts to increase from Td = t0 until Td reaches
tm where the flop no longer captures the input data pulse.
We have refined the precision of tm until Td increments reach
the minimum time difference that the simulator can resolve.
Simulated values of t0, tm and the setup time of our DFF (ts)
are shown in Fig. 3.
TABLE I
FAILURE WINDOWS AND MTBFS OF DIFFERENT SYNCHRONIZERS
Number of Clock freq. Failure transition MTBFflops Fc (GHz) window ∆Td (ps)
1
25 0.41 0.039µs
30 0.405 0.027µs
35 0.405 0.02µs
2
25 2.3× 10−20 8.05× 105yrs
30 5.3× 10−12 1.8× 103s
35 1.4× 10−7 0.036s
Fig. 3. Clock-to-Q delay (Tc) of a DFF as a function of the relative arrival
time of the input pulse with respect to the clock (Td). The dotted points
indicate simulation results and the overlaid curve is the best fit of our proposed
model.
B. MTBF Computation
To compute MTBF from Eq. 11, we used typical values
of Fc = 25 GHz, Fd = 2.5 GHz and tr = 8 ps. This is
because the clock frequency of the current state-of-the-art SFQ
processor is around 25 GHz [29] and we assume we have a
data pulse once every ten clock cycles. We have kept tr at
8ps, because it is roughly 10% higher the nominal clock-to-Q
delay of our DFF. To evaluate the function f(Td) as defined
in Eq. 8, we set the values of Ic and R as used in our design
and used curve fitting to estimate the other device parameters,
namely I1, Ix, φ0, K1, and K2. This was motivated because
I1, Ix, and φ0 are difficult to otherwise evaluate and K1 and
K2 involve non-linear effects that are not captured by our
model. We ensured that the fitted values of these parameters
are realistic. Our fitted function f(Td) has a Root Mean Square
Error (RMSE) of 0.32 ps which is around 1% of the range of
the dependent variable, Tc. RMSE is defined as
RMSE =
√∑n
i=1[tci − f(tdi)]2
n
(12)
and (tci , tdi) ∀i = {1, 2, ..., n} are the n simulation points.
Plugging the assumed and fitted values described above in
Eq. 11, we obtain an MTBF of 0.027µs for our one-flop
synchronizer. Table I illustrates how we can improve this value
by the addition of one more flop. Table I also describes the
significant degradation in MTBF when the clock frequency Fc
is increased.† For a clock frequency of 30 GHz, the MTBF of
our two-flop synchronizer in the SFQ5ee process technology
is estimated to be 8.05× 105 years.
V. CONCLUSIONS
In this paper, we have derived an analytical model for
metastability in SFQ from first principles from which we
derived an equation for MTBF of DFF-based SFQ synchro-
nizers. We applied this model to the MIT LL 100µA/µm2
SFQ5ee process by curve fitting our model to detailed JSIM
simulations of a DFF designed in this process. The model fits
our simulation results well showing low RMSE. Our model
predicts that while a single DFF would lead to low MTBF,
the standard back-to-back two-flop synchronizer, operating at
25 GHz, has an estimated MTBF of ∼106 years.
Our future work includes the design of high-throughput
synchronizers and demonstrating their use in large-scale SFQ
designs. It would also be interesting to analyze the rate of
growth of MTBF as a function of the number of flip-flops in an
SFQ synchronizer and compare it to the standard exponential
growth observed in CMOS.
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